

# Dhruv Baronia

Portfolio: [dhruvbaronia.com](http://dhruvbaronia.com)  
Github: [github.com/boronhub](https://github.com/boronhub)

Email: [baronia3@illinois.edu](mailto:baronia3@illinois.edu)

## EDUCATION

### • University of Illinois at Urbana-Champaign

*Masters of Science - Computer Science*

**Advisor:** Prof. Vikram Adve

Urbana, Illinois

August 2024 - May 2026

### • University of Illinois at Urbana-Champaign

*Bachelor of Science - Computer Science and Linguistics*

**Courses:** Parallel Programming (CS 483), ML for Compilers and Architecture (CS 598), Computer Systems Engineering (ECE 391), Algorithms & Models of Computation (CS 374), Programming Language Design (CS 422), Advanced Compiler Construction (CS 526),

**Extracurriculars:** SIGPwny (Cybersecurity club); Intro to C++ - Course Assistant, Crossword Club - Treasurer, PizzaFM(College Radio) - DJ and Staff Writer, The Daily Illini (School newspaper) - Staff Writer

**GPA:** 3.6/4.0

Urbana, Illinois

August 2021 - May 2024

## SKILLS SUMMARY

• **Languages:** C/C++, Rust, Python, Racket, Haskell, Java, OCaml, Bash, Dart

• **Frameworks:** LLVM, MLIR, XLA, ONNX, TensorFlow, PyTorch, CUDA, egg, Rosette, Z3, K Framework, Isabelle/HOL

• **Tools:** Linux, CMake, PyTest, Catch2, AWS, GCP, Grafana, Prometheus, Docker, git, PostgreSQL, MongoDB, ZMQ

## PUBLICATIONS

- [Kot+24] Akash Kothari et al. “Hydride: A Retargetable and Extensible Synthesis-based Compiler for Modern Hardware Architectures”. In: *Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2*. ASPLOS ’24. New York, NY, USA: Association for Computing Machinery, 2024, pp. 514–529. ISBN: 9798400703850. DOI: 10.1145/3620665.3640385. URL: <https://doi.org/10.1145/3620665.3640385>.
- [Noo+25] Abdul Rafee Noor et al. “MISAAL: Synthesis-Based Automatic Generation of Efficient and Retargetable Semantics-Driven Optimizations”. In: *Proc. ACM Program. Lang. 9.PLDI* (June 2025). DOI: 10.1145/3729301. URL: <https://doi.org/10.1145/3729301>.

## EXPERIENCE

### • Cadence Design Systems

*Compiler Engineering Intern*

Austin, TX

May- Aug 2023, 2024

- **ML Compiler Backend:** Added support for generic CPUs + NeoNPU accelerator platform in Xtensa Neural Network Compiler; created new linker scripts and backends
- **MLIR:** Conversion passes for lowering 20+ ML operations to optimized library calls
- **Constant Handling:** Implemented handling for raw constant data parsed from ONNX files and loading it into a JIT pipeline for optimization
- **GLOW:** Modified GLOW internals to generate end-to-end tests using custom ops

### • Advanced Micro Devices, Inc. (AMD)

*Compiler Engineering Intern*

San Jose, CA

May 2022 - Aug 2022

- **MLIR:** Writing MLIR passes for various internal dialects and developing a new graph-based dialect. Created a new dialect for lowering logical graph representation to hardware level
- **Memory Allocation:** Worked on scheme for memory allocation and routing on AIE devices
- **ML Compilers:** Gained experience on the flow for ML compilers, from understanding various ops at the IR level to how we can optimize them at the hardware level

### • LLVM Research Group at UIUC

*Research Assistant*

Urbana, IL

Feb 2022 - Present

- **Current Research:** : Developing optimized compilers for neural network accelerators using program synthesis and equality saturation
- **Grad Seminar:** : Organized and hosted 12+ seminars on compiler and PL research
- **Tensor Extensions to LLVM:** XLA frontend for retargetable tensor code generation framework for LLVM (TLX)
- **Heterogenous Compilers:** Wrote 10+ tests and passes for the release for Heterogeneous Parallel Virtual Machine (HPVM) tool